

A Voltage Control Power Factor Correction Boost Converter with Phase Shifting Technique for Adjusting the Speed of BLDC Drive

1.Revoju Madhu, revoju.madhu@gmail.com, 2.C.Balachandra Reddy, cbcredy202@gmail.com, 3.Dr.B.Ravindranath Reddy, Bumanapalli_brreddy@yahoo.co.in,4. Dr.M.Suryakalavathi, munagala12@yaho.com



Abstract- In this paper, a buck half-bridge DC-DC converter is used as a single-stage power factor correction (PFC) converter for feeding a voltage source inverter (VSI) based permanent magnet brushless DC motor (PMBLDCM) drive. The front end of this PFC converter is a diode bridge rectifier (DBR) fed from single-phase AC mains. The PMBLDCM is used to drive a compressor load of an air conditioner through a three-phase VSI fed from a controlled DC link voltage. The speed of the compressor is controlled to achieve energy conservation using a concept of the voltage control at DC link proportional to the desired speed of the PMBLDCM. Therefore the VSI is operated only as electronic commutators of the PMBLDCM. The stator current of the PMBLDCM during step change of reference speed is controlled by a rate limiter for the reference voltage at DC link. The proposed PMBLDCM drive with voltage control based PFC converter is designed, modeled and its performance is simulated in Matlab-Simulink environment for an air conditioner compressor driven through a 1.5 kW, 1500 rpm PMBLDC motor. The evaluation results of the proposed speed control scheme are presented to demonstrate an improved efficiency of the proposed drive system with PFC feature in wide range of the speed and an input AC voltage.

Index Terms: PMBLDCM- permanent magnet brushless DC motor; voltage source inverter (VSI); diode bridge rectifier (DBR)

1. INTRODUCTION

In this project, a buck-boost half-bridge DC-DC converter is used as a single-stage power factor correction (PFC) converter for feeding a voltage source inverter (VSI) based permanent magnet brushless DC motor (PMBLDCM) drive. The front end of this PFC converter is a diode bridge rectifier (DBR) fed from single-phase AC mains. The PMBLDCM is used to drive a compressor load of an air conditioner through a three-phase VSI fed from a controlled DC link voltage. The speed of the compressor is controlled to achieve energy conservation using a concept of the voltage control at DC link proportional to the desired speed of the PMBLDCM. Therefore the VSI is operated only as an electronic commutator of the PMBLDCM. The stator current of the PMBLDCM during step change of reference speed is controlled by a rate limiter for the reference voltage at DC link. The proposed PMBLDCM drive with voltage control based PFC converter is designed, modeled and its performance is simulated in Matlab-Simulink environment for an air conditioner compressor driven through a 1.5 kW, 1500 rpm PMBLDC motor. The evaluation results of the proposed speed control scheme are presented to demonstrate an improved efficiency of the

proposed drive system with PFC feature in widerange of the speed and an input AC voltage.



(a) Two-phase interleaved PFC boost converter with PLMBDC Drive and (b) waveforms of a two-phase interleaved CRM PFC converter.

The lower power handling capability of the DCM and CRM can be overcome by paralleling multiple converters [6]. Fig. 1(a) shows a simplified block diagram of a two-phase interleaved PFC boost converter. As shown in Fig. 1(b), if the switching signals Φ_M and Φ_S of the two converters are exactly 180° out of phase, the ripple ΔI_{in} of the input current can be greatly reduced, which allows smaller input filter. For the DCM and CCM operation, it is easy to generate the switching signals Φ_M and Φ_S spaced by 180° because the switching frequency f_{sw} is fixed. A clock signal whose frequency is $2 \times f_{sw}$ is divided by 2 to get a 50% duty reference clock for switching signal generation. The rising and falling edges of the 50% duty reference clock are used to generate the switching signals Φ_M and Φ_S , respectively, while ensuring 180° spacing between them. If a converter operates at the CRM, however, the switching frequency changes according to the instantaneous input line voltage and output current at every switching cycle; therefore, it is impossible to generate the 180° out of phase switching signals by the method explained previously.




Fig. 2. Two-phase interleaved PFC boost converter with a VTPS. The components in the shaded regions are off-chip.

II. TWO-PHASE INTERLEAVED CRM PFC BOOST CONVERTER WITH AVTPS

A. Architecture

Fig. 2 shows the block diagram of the two-phase interleaved PFC boost converter with the proposed VTPS operating at the CRM. The upper converter consisting of LM, DM, and SM is the master and the lower one consisting of LS, DS, and SS is the slave. The output voltage level is compared with the reference level generated by the bandgap reference (BGR) to generate the error voltage VCOMP. For the master converter, the fixed slope ramp signal VRM is compared with the error voltage VCOMP and the switching signal ΦM becomes LOW when VRM is larger than VCOMP, decreasing the inductor current IM. The voltage level of the secondary winding of the transformers is utilized to detect the zero current of the primary winding. The zero current detector (ZCD) generates the pulse VDTM, setting ΦM to HIGH when the voltage level of the secondary winding is lower than the reference level. The operation of the slave converter is similar to that of the master except that the slope of the ramp signal VRS is variable to get the accurate 180° phase difference between the master and slave converters. The slope of VRS is adjusted by the phase shifting loop consisting of the phase-frequency detector (PFD), charge pump (CP), loop filter, and ramp generator, so the rising edge of the ZCD output VDTSo of the slave converter is locked to that of ΦHP which is 180° phase shifted from VDTM by the phase shifter. Because the switch SS of the slave converter is turned ON by the rising edge of VDTSo, the turn-ON instant of the slave converter is 180° phase shifted from that of the master converter.

B. Stability of the Phase Shifting Loop With the VTPS

In the CRM PFC boost converter, the switching period tsw is the sum of the on-time ton and off-time toff of the switch and is given as

$$t_{sw} = t_{on} + t_{off} = t_{on} + \left(\frac{v_{in}}{v_o - v_{in}} \right) t_{on} = \left(\frac{v_o}{v_o - v_{in}} \right) t_{on}$$

where vin and vout are input and output voltages, respectively. The variables in (4) can be represented as the sum of the dc value and small-signal variation component as

$$t_{sw} = T_{SW} + \hat{t}_{sw}$$

$$t_{on} = T_{ON} + \hat{t}_{on}$$

$$v_o = V_O + \hat{v}_o$$

$$v_{in} = V_{in} + \hat{v}_{in}$$

Permanent magnet **Brushless** Direct Current (BLDC) motors are one of the motor types rapidly gaining popularity. PMSBLDC motors are used in industries such as Appliances, Automotive, Aerospace, Consumer, Medical, Industrial Automation Equipment and Instrumentation. As the name implies, PMSBLDC motors do not use brushes for commutation; instead, they are electronically commutated. PMSBLDC motors have many advantages over brushed DC motors and induction motors. A few of these are:

- High dynamic response
- High efficiency
- Long operating life
- Noiseless operation
- Higher speed ranges

TABLE I
PERFORMANCE SUMMARY

Parameter	Value	Unit	Condition
Technology	0.35- μ m BCDMOS process		
Operating mode	CRM	-	
Input line voltage	90~264	V _{RMS}	AC
Output voltage	393	V	DC
Inductor value	160	μ H	
Capacitor value	164	μ F	
MOSFET	TK13A60D		
Diode	SFF1008G		
Minimum supportable switching frequency	25	kHz	Frequency limitation of the phase shifter
Supply voltage	10~25	V	-
Reference voltage	3.7	V	-
Internal supply	5	V	Linear regulator output
Maximum output current	800	mA	Maximum output power : 320-W
Output buffer rising time	75	nsec	Load capacitance : 2-nF
Output buffer falling time	91	nsec	
Current consumption	6	mA	Excluding driving current of power switch
Quiescent current	0.12	mA	-

III. EXPERIMENTAL RESULTS

In order to verify the performance of the proposed VTPS, three types of two-phase interleaved CRM PFC boost converter providing 320 W maximum output power have been implemented in a 0.35- μ m BCDMOS process. The three converters have the same circuitry except the phase shifting network. Two of them have the conventional phase shifter, that is, the conventional one with the UP and DOWN current sources [7] and the one with the sample-and-hold circuit [8]. The third one has the proposed VTPS. Among the three converters, Fig. 3 shows the microphotograph of the one with the proposed phase shifter. The area of the whole chip is 2.65 mm² where the proposed phase shifter occupies 0.14 mm²




Fig 3.VSS Charcterstics




Fig 4.ISS Charcterstics




Fig 4.VDC Charcterstics




Fig 5 Speed Charcterstics




Fig 6 Torque Charcterstics

The harmonics are lower than the IEC 61000-3-2 Class-D specifications. The performance of the PFC boost converter employing the proposed VTPS is summarized in Table I.

IV. CONCLUSION

A new speed control strategy of a PMLBDCM drive is validated for a compressor load of an air conditioner which uses the reference speed as an equivalent reference voltage at DC link. The speed control is directly proportional to the voltage control at DC link. The rate limiter introduced in the reference voltage at DC link effectively limits the motor current within the desired value during the transient condition (starting and speed control). The additional PFC feature to the proposed drive ensures nearly unity PF in wide range of speed and input AC voltage. Moreover, power quality parameters of the proposed PMLBDCM drive are in conformity to an International standard IEC 61000-3-2. The proposed drive has demonstrated good speed control with energy efficient operation of the drive system in the wide range of speed and input AC voltage. The proposed drive has been found as a promising candidate for a PMLBDCM driving Air-Con load in 1-2 kW power range.

REFERENCES

- [1] Power Factor Correction Basics, Application Note 42047, Fairchild Semiconductor, San Jose, CA, USA, 2004.
- [2] Power Factor Correction Handbook, On Semiconductor, Phoenix, AZ, USA, Sep. 2007.
- [3] R. W. Erickson and D. Maksimovic, Fundamental of Power Electronics, 2nd ed. Norwell, MA, USA: Kluwer, 2001, pp. 589–630.
- [4] O. Garcia, J. A. Cobos, R. Prieto, P. Alou, and J. Uceda, "Single phase power factor correction: A survey," IEEE Trans. Power Electron., vol. 18, no. 3, pp. 749–755, May 2003.
- [5] L. H. Dixon, "High power factor pre-regulator for off-line power supplies," in Proc Unitrode Power Supply Des. Sem, 1990, vol. 700, pp. I2.1– I2.6.]
- [6] M. S. Elmore, "Input current ripple cancellation in synchronized parallel connected critically continuous boost converters," in Proc. IEEE Appl. Power Electron. Conf., Mar. 1996, pp. 152–158.



Revoju Madhu received B.Tech degree in Electrical Engineering from Nigama Engineering College, Karimnagar, in 2012, where he is currently working towards M.Tech degree in Power Electronics.

His area of interests includes a single-stage power factor correction converter for feeding a voltage source inverter based permanent magnet brushless DC motor drive.



Mr. C. Balachandra Reddy received M.Tech degree in Electrical Engineering from NIT Warangal, now doing as a Ph.D Research Scholar at JNTU Hyderabad, in His area of interests Power quality issues in wind power generation.

Dr. B. Ravindranath Reddy, He working as a Deputy Executive Engineer JNTU Hyderabad.

Dr. M. Suryakalavathi, she is working as profesor in EEE department at JNTU Hydearabad.