

A Low Voltage CMOS Op-Amp

G.Lakshmi Bhavani and A.Kalpna

Abstract: A method is presented in this paper for the design of a high frequency CMOS operational amplifier (Op-Amp) which operates at 3V power supply using tsmc 0.18 micron CMOS technology. The OPAMP designed is a two-stage CMOS OPAMP followed by an output buffer. This Operational Transconductance Amplifier (OTA) employs a Miller capacitor and is compensated with a current buffer compensation technique. The unique behaviour of the MOS transistors in saturation region not only allows a designer to work at a low voltage, but also at a high frequency. Designing of two-stage op-amps is a multi-dimensional-optimization problem where optimization of one or more parameters may easily result into degradation of others. The OPAMP is designed to exhibit a unity gain frequency of 2.02GHz, the proposed compensation method results in a higher unity gain frequency under the same load condition. Design has been carried out in Tanner tools. Simulation results are verified using S-edit and W-edit.

Keywords: CMOS Analog Circuit, Operational amplifier, Current Buffer Compensation

I. INTRODUCTION

Operational amplifiers (usually referred to as OPAMPs) are key elements in analog processing systems. OPAMP can be said to be the main bottleneck in an analog circuit. Ideally they perform the function of a voltage controlled current source, with an infinite voltage gain. Operational amplifiers are an integral part of many analog and mixed-signal systems. OPAMPs with vastly different levels of complexity are used to comprehend functions ranging from dc bias generation to high-speed amplification or filtering. The design of OPAMPs continues to pose a challenge as the supply voltage and transistor channel lengths scale down with each generation of CMOS technologies [4]. Designing high-performance analog integrated circuits is becoming increasingly exigent with the relentless trends toward reduced supply voltages. At large supply voltages, there is a tradeoff among speed, power, and gain, amid other performance parameters. Often these parameters present contradictory choices for the op-amp architecture. Speed and accuracy are two most important properties of analog circuits, however optimizing circuits for both aspects leads to contradictory demands. The realization of a CMOS OPAMP that combines a considerable dc gain with high unity gain frequency has been a difficult problem. There have been several circuit approaches to evade this problem. The simulation results have been obtained by tsmc 0.18 micron CMOS technology. Design has been carried out in Tanner tool. Simulation results are verified using S-edit and W-edit.

II. THE VARIOUS STAGES INCORPORATED IN THE DESIGN

In the past few years, various new-fangled topologies have evolved and have been employed in various applications. Here we have chosen a simple differential pair amplifier (high noise immune) for input amplifier, common source amplifier

(high gain) for output amplifier, a current mirror circuit (free from voltage sources; utilizing single current reference source) as a biasing circuit, and a current buffer compensation circuit in conjunction with a Miller capacitance in series with one another.

The topology of the circuit designed is that of a standard CMOS op-amp. It comprised of three subsections of circuits, namely differential gain stage, second gain stage and bias strings. Examining the subsections further will provide valuable insight into the operation of this Amplifier.




Figure 1: Two stage OPAMP with the compensation block
The first subsection of interest is the differential gain stage which is comprised of transistors M1 to M4. Transistors M1 and M2 are standard N channel MOSFET (NMOS) transistors which form the basic input stage of the amplifier. The gate of M1 is the inverting input and the gate of M2 is the non-inverting input. A differential input signal applied across the two input terminals will be amplified according to the gain of the differential stage. The transconductance of this stage is simply the transconductance of M1 or M2. M3 and M4 are the active load transistors of the differential amplifier. The current mirror active load used in this circuit has three distinct advantages. The current mirror topology performs the differential to single-ended conversion of the input signal, and finally, the load also helps with common mode rejection ratio. The biasing of the operational amplifier is achieved with only three transistors along with a current source. Transistor M8 and the current source supply a voltage between the gate and source of M7 and M6. Transistors M6 and M7 sink a certain amount of current based on their gate to source voltage which is controlled by the bias string. M8 is diode connected to ensure it operate in the saturation region. Proper biasing of the other transistors in the circuit (M1 – M5) is controlled by the node voltages present in the circuit itself. Most importantly, M5 is biased by the gate to source voltage (VGS) set up by the VGS of the current mirror load as are the transistors M1 and M2.

III. THE DESIGN APPROACH

This work presents a design that illuminates the speed and gain recompense of two a two-stage OPAMP along with high unity gain frequency. This work deals with ingenious design criterion for two-stage CMOS transconductance operational

amplifiers. A novel and simple design procedure is presented, which allows electrical parameters to be univocally related to the value of each circuit element and biasing value. This design yields an accurate performance optimization eliminating unnecessary circuit constraints. Bandwidth optimization strategies are also discussed. SPICE simulations based on the proposed procedures are given which closely consent the expected results.

At the very onset of the design, the differential amplifier bias current (Iss) is selected considering the gain, CMRR, power dissipation, noise, unity gain frequency and slew rate matching considerations. The small signal gain of the differential amplifier is given by

$$A_1 = g_{m1}(r_{o1} || r_{o2})$$

After compensation of the right half plane zero, the maximum achievable gain -bandwidth product is limited by the phase margin, ϕ , we must properly set the ratio of the second pole, ω_{p2} to the gain bandwidth product, ω_{GBW} which is equal to the tangent K of the phase margin.

$$K = \tan(\phi) = \frac{\omega_{p2}}{\omega_{GBW}}$$

Again, it is also seen that ω_{GBW} depends on the transconductance of the first stage, g_{m1} and on the compensation capacitance C_c and is related by the equation

$$\omega_{GBW} = \frac{g_{m1}}{C_c}$$

During the linear settling period the output voltage settles to its final value in a small-signal linear fashion. In this work, the model of the settling time developed by Turchetti [20] has been used because of its simplicity.

As per this model,

$$T_{set} = T_{s1} + T_{s2}$$

IV. RESULTS

In order to corroborate the proposed compensation strategy, the two-stage OPAMP in the figure was designed using the model parameter of tsmc0.18 micron CMOS process. The design parameters along with the electrical parameters yielded are as given in the table 1. This circuit operates efficiently in a closed loop feedback system, while high bandwidth makes it suitable for high speed applications. The circuit operating conditions includes the room temperature as the operating temperature with a power supply of 3V and a load of 10fF.

For the frequency response plot, an ac signal of 1V is swept with 5 points per decade from a frequency of 10KHz to 4GHz. Fig. 5 illustrates the frequency response which shows a dc gain in dB versus frequency in Hz (in log scale) and phase margin of OPAMP in open loop. The dc gain is found to be 49.02dB and phase margin 60.50 which is good enough for an OPAMP operating at a high frequency. A unity gain frequency of 2.02GHz is excellent for an OPAMP when all the other parameters are also set at an optimised value.




Figure 2: Frequency response of the OPAMP

PSRR measures the influence of power supply ripple on the OPAMP output voltage. It is the ratio of voltage gain from the input to output (open loop) to that from the supply to the output. PSRR can be calculated by putting the OPAMP in the unity gain configuration with the input shorted. The Miller compensation capacitance allows the power supply ripple at the output to be large enough.




Figure 3: PSRR of the OPAMP

The design parameters		The electrical parameters yielded	
M1	15/0.2 $\mu\text{m}/\mu\text{m}$	g_{m1}, g_{m11}	806 μ , 537 μ
M2	15/0.2 $\mu\text{m}/\mu\text{m}$	Phase margin, ϕ	60.5 $^\circ$
M3	3.2/0.4 $\mu\text{m}/\mu\text{m}$	C_{01}	24.8fF
M4	3.2/0.4 $\mu\text{m}/\mu\text{m}$	Unity gain frequency, f_T	2.02GHz
M5	6.2/0.2 $\mu\text{m}/\mu\text{m}$	DC Gain	49.02dB
M6	1.2/0.2 $\mu\text{m}/\mu\text{m}$	PSRR(+ve)	154dB
M7	0.8/0.2 $\mu\text{m}/\mu\text{m}$	Settling time	0.5nsec
M8	0.4/0.2 $\mu\text{m}/\mu\text{m}$	Slew rate (+ve, -ve)	1.41V/ μ s; 1.42V/ μ s
Mb	3.2/0.2 $\mu\text{m}/\mu\text{m}$	Common mode gain	0.54957dB
I_{ref}	50 μ A	CMRR	39dB
Vdd	3V	Noise	1.64 μ V/ $\sqrt{\text{Hz}}$
C_L	10fF	Power consumption	39.6 μ W

Table 1: The dimensions incorporated and the electrical parameters

V. CONCLUSIONS

Here, the gain has been increased by employing thin and long transistors into the design at output stage and wide transistors in input stage. These two techniques are able to increase the gain up to a great extent by increasing the output resistance and input transconductance respectively. Here the improvement in unity gain bandwidth has been done by increasing the bias current which decreases the DC gain and increases power dissipation little bit, still provides a good alternative control for an operational amplifier to operate at a high frequency. Introduction of each stage in multi-stage OPAMPs exhibits an additional pole into the system which can create problems in stability. A simple looking OPAMP

design problem becomes a harder one when it comes to optimizing all the parameters at a time. A careful analysis of circuit and deep insight into the circuit topologies and device operations leads to good implementation and desired results.

REFERENCES

- [1] G. Palmisano and G. Palumbo, "A compensation strategy for two-stage CMOS OPAMPs based on current buffer," *IEEE trans. Circuits sys. I, Fundam. Theory Appl.*, vol. 44, no. 3, pp. 257-262, mar 1997.
- [2] J. Mahattanakul, "Design procedure for two stage CMOS operational amplifier employing current buffer", *IEEE trans. Circuits sys. II, Express Briefs*, vol 52, no.11 nov 2005.
- [3] G. Palmisano, G. Palumbo and S. Pennisi "Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial"; *Analog Integrated Circuits and Signal Processing*, 27, 179–189, 2001.
- [4] B. Razavi, *Design of Analog CMOS Integrated Circuits*. McGraw-Hill, 2002.
- [5] P.E. Allen and D.R. Holberg, *CMOS Analog Circuit Design*. Oxford University Press, 2002.
- [6] B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, Vol. SC-18, pp. 629-633, Dec, 1983.
- [7] D.A Johns and K. Martin, *Analog Integrated Circuit Design*. New York Willey, 1997.
- [8] Kang Sung-Mo, Leblebici Yusuf, "CMOS Digital Integrated Circuits, Analysis and design", Tata McGraw-Hill Edition 2003, Third Edition
- [9] G. Palmisano and G. Palumbo "A Compensation Strategy for Two-Stage CMOS opamps Based on Current Buffer"; *IEEE Transactions on circuits and systems—I: Fundamental theory and applications*, Vol. 44, No. 3, March. 1997.
- [10] R. Jacob Baker, Harry W.Li, David E. Boyce: *CMOS circuit design, layout and simulation*; *IEEE press series on microelectronic systems*.
- [11] R. Castello, "CMOS buffer amplifier," in *Analog Circuit Design*, J.Huijsing, R. van der Plassche, and W. Sansen, Eds. Boston, MA: Kluwer Academic, 1993, pp. 113–138.
- [12] Gregorian R., and Temes, G.C. "Analog MOS Integrated Circuits for Signal Processing", John Wiley and Sons, 1986.
- [13] Huijsing J., Hogervorst R. and de Langen K., "Low-power low-voltage VLSI operational amplifier cells". *IEEE Transactions on circuits and systems-II*, 42, pp.841-852, nov-1995
- [14] G. Palmisano and G. Palumbo "A very efficient CMOS low voltage output stage" , *IEEE Electronic Letters* 31(21). pp 1830-1831, 1995
- [15] G. Palmisano and G. Palumbo and R. Salerno "CMOS output stages for low voltage power supply" *IEEE Trans. On CAS part-II* 47(2), pp 96-104, feb 2000
- [16] Yavari, M. and Shoaie, O. (2004) "Low-Voltage Low-Power Fast-Settling CMOS Operational Transconductance Amplifiers for Switched Capacitor Applications". *IEEE Proceedings -Circuits Devices Systems* p. 151.
- [17] Johns, D. A. and Martin, K. (1997) *Analog Integrated Circuit Design* John Wiley & Sons , New York, USA

G.Lakshmi Bhavani: She Studied B.Tech in ECE at JNTU Hyderabad, M.Tech in VLSI System Design at JNTU Hyderabad. Now, She is working as assistant professor at Bandari Srinivasa Institute of Technology. She is doing research on Advanced VLSI technologies.

A.Kalpna: She Studied B.Tech in ECE at JNTU Hyderabad, M.Tech in VLSI System Design at JNTU Hyderabad. Now, She is working as assistant professor at Bandari Srinivasa Institute of Technology. She is doing research on Advanced VLSI technologies