

*International Journal of Emerging Trends in
Electrical and Electronics (IJETEE)*

(ISSN 2320-9569)

Is hereby awarding this certificate to

R. Seetha

In recognition of the publication of the paper entitled

**OPTIMIZATION OF SPEED IN DIGITAL CIRCUITS BY DELAY ERROR
DETECTION USING DETFFS WITH PARITY GENERATOR**

Published in Volume 5, Issue 2, July 2013



A handwritten signature in black ink, appearing to be "S. G. Malla".



**S. G. Malla
Director
IRET**